Publications

Results 26–50 of 156
Skip to search filters

Direct Randomized Benchmarking for Multiqubit Devices

Physical Review Letters

Proctor, Timothy J.; Carignan-Dugas, Arnaud; Rudinger, Kenneth M.; Nielsen, Erik N.; Blume-Kohout, Robin J.; Young, Kevin

Benchmarking methods that can be adapted to multiqubit systems are essential for assessing the overall or "holistic" performance of nascent quantum processors. The current industry standard is Clifford randomized benchmarking (RB), which measures a single error rate that quantifies overall performance. But, scaling Clifford RB to many qubits is surprisingly hard. It has only been performed on one, two, and three qubits as of this writing. This reflects a fundamental inefficiency in Clifford RB: the n-qubit Clifford gates at its core have to be compiled into large circuits over the one- and two-qubit gates native to a device. As n grows, the quality of these Clifford gates quickly degrades, making Clifford RB impractical at relatively low n. In this Letter, we propose a direct RB protocol that mostly avoids compiling. Instead, it uses random circuits over the native gates in a device, which are seeded by an initial layer of Clifford-like randomization. We demonstrate this protocol experimentally on two to five qubits using the publicly available ibmqx5. We believe this to be the greatest number of qubits holistically benchmarked, and this was achieved on a freely available device without any special tuning up. Our protocol retains the simplicity and convenient properties of Clifford RB: it estimates an error rate from an exponential decay. But, it can be extended to processors with more qubits - we present simulations on 10+ qubits - and it reports a more directly informative and flexible error rate than the one reported by Clifford RB. We show how to use this flexibility to measure separate error rates for distinct sets of gates, and we use this method to estimate the average error rate of a set of cnot gates.

More Details

Efficient Gate Set Tomography on a Multi-Qubit Superconducting Processor

Nielsen, Erik N.; Rudinger, Kenneth M.; Blume-Kohout, Robin J.; Bestwick, Andrew B.; Bloom, Benjamin B.; Block, Maxwell B.; Caldwell, Shane M.; Curtis, Michael J.; Hudson, Alex H.; Orgiazzi, Jean-Luc O.; Papageorge, Alexander P.; Polloreno, Anthony P.; Reagor, Matt R.; Rubin, Nicholas R.; Scheer, Michael S.; Selvanayagam, Michael S.; Sete, Eyob S.; Sinclair, Rodney S.; Smith, Robert S.; Vahidpour, Mehrnoosh V.; Villiers, Marius V.; Zeng, William J.; Rigetti, Chad R.

Abstract not provided.

Demonstration of qubit operations below a rigorous fault tolerance threshold with gate set tomography

Nature Communications

Blume-Kohout, Robin J.; Gamble, John K.; Nielsen, Erik N.; Rudinger, Kenneth M.; Mizrahi, Jonathan; Fortier, Kevin M.; Maunz, Peter

Quantum information processors promise fast algorithms for problems inaccessible to classical computers. But since qubits are noisy and error-prone, they will depend on fault-tolerant quantum error correction (FTQEC) to compute reliably. Quantum error correction can protect against general noise if - and only if - the error in each physical qubit operation is smaller than a certain threshold. The threshold for general errors is quantified by their diamond norm. Until now, qubits have been assessed primarily by randomized benchmarking, which reports a different error rate that is not sensitive to all errors, and cannot be compared directly to diamond norm thresholds. Here we use gate set tomography to completely characterize operations on a trapped-Yb+-ion qubit and demonstrate with greater than 95% confidence that they satisfy a rigorous threshold for FTQEC (diamond norm ≤6.7 × 10-4).

More Details

Valley splitting of single-electron Si MOS quantum dots

Applied Physics Letters

Gamble, John K.; Harvey-Collard, Patrick; Jacobson, Noah T.; Baczewski, Andrew D.; Nielsen, Erik N.; Maurer, Leon; Montano, Ines M.; Rudolph, Martin R.; Carroll, Malcolm; Yang, C.H.; Rossi, A.; Dzurak, A.S.; Muller, Richard P.

Silicon-based metal-oxide-semiconductor quantum dots are prominent candidates for high-fidelity, manufacturable qubits. Due to silicon's band structure, additional low-energy states persist in these devices, presenting both challenges and opportunities. Although the physics governing these valley states has been the subject of intense study, quantitative agreement between experiment and theory remains elusive. Here, we present data from an experiment probing the valley states of quantum dot devices and develop a theory that is in quantitative agreement with both this and a recently reported experiment. Through sampling millions of realistic cases of interface roughness, our method provides evidence that the valley physics between the two samples is essentially the same.

More Details

Optimization of a solid-state electron spin qubit using gate set tomography

New Journal of Physics

Dehollain, Juan P.; Muhonen, Juha T.; Blume-Kohout, Robin J.; Rudinger, Kenneth M.; Gamble, John K.; Nielsen, Erik N.; Laucht, Arne; Simmons, Stephanie; Kalra, Rachpon; Dzurak, Andrew S.; Morello, Andrea

State of the art qubit systems are reaching the gate fidelities required for scalable quantum computation architectures. Further improvements in the fidelity of quantum gates demands characterization and benchmarking protocols that are efficient, reliable and extremely accurate. Ideally, a benchmarking protocol should also provide information on how to rectify residual errors. Gate set tomography (GST) is one such protocol designed to give detailed characterization of as-built qubits. We implemented GST on a high-fidelity electron-spin qubit confined by a single 31P atom in 28Si. The results reveal systematic errors that a randomized benchmarking analysis could measure but not identify, whereas GST indicated the need for improved calibration of the length of the control pulses. After introducing this modification, we measured a new benchmark average gate fidelity of , an improvement on the previous value of . Furthermore, GST revealed high levels of non-Markovian noise in the system, which will need to be understood and addressed when the qubit is used within a fault-tolerant quantum computation scheme.

More Details

Fabrication of quantum dots in undoped Si/Si0.8Ge0.2 heterostructures using a single metal-gate layer

Applied Physics Letters

Lu, Tzu-Ming L.; Gamble, John K.; Muller, Richard P.; Nielsen, Erik N.; Bethke, D.; Ten Eyck, Gregory A.; Pluym, Tammy P.; Wendt, J.R.; Dominguez, Jason J.; Lilly, M.P.; Carroll, Malcolm; Wanke, M.C.

Enhancement-mode Si/SiGe electron quantum dots have been pursued extensively by many groups for their potential in quantum computing. Most of the reported dot designs utilize multiple metal-gate layers and use Si/SiGe heterostructures with Ge concentration close to 30%. Here, we report the fabrication and low-temperature characterization of quantum dots in the Si/Si0.8Ge0.2 heterostructures using only one metal-gate layer. We find that the threshold voltage of a channel narrower than 1 μm increases as the width decreases. The higher threshold can be attributed to the combination of quantum confinement and disorder. We also find that the lower Ge ratio used here leads to a narrower operational gate bias range. The higher threshold combined with the limited gate bias range constrains the device design of lithographic quantum dots. We incorporate such considerations in our device design and demonstrate a quantum dot that can be tuned from a single dot to a double dot. The device uses only a single metal-gate layer, greatly simplifying device design and fabrication.

More Details
Results 26–50 of 156
Results 26–50 of 156