Publications

Application Note: Mixed Signal Simulation with Xyce

Sholander, Peter E.; Schiek, Richard S.

This application note describes how the Xyce circuit simulator can be coupled with ex- ternal simulators via either a Python-based interface that leverages the Python ctypes foreign function library or via the Verilog Procedural Interface (VPI). It also documents the usage of these interfaces on RHEL6 and RHEL7, with Python 2.6 or 2.7. These interfaces are still under development and may change in the future. So, a key purpose of this appli- cation note is to solicit feedback on these interfaces from both internal Sandia Xyce users and other performers on the DARPA Posh Open Source Hardware (POSH) program.